Verilog Examples

Basic top file

Simple connections

Shuffled connections

Verilog parameters

File aliasing

Code Generation

Virtex Example

Floorplanning Example

VHDL Examples

Basic top file

Simple connections

Shuffled connections

File aliasing

Code Generation