---

basic.top

---

#module "basic";

#include "basic.pin";

#insert "dregce32.v";

#clock "sysclk" 25;

---

HDLMaker Generated Files

basic.v	Verilog file
basic.job	Synopsis script file
basic.errors	DRC Error file

---