TOP = bufgs
PART = "4013EPQ240-3"
read -format verilog bufgs.v

uniquify

current_design TOP
remove_constraint -all

compile -map_effort medium

report_fpga > bufgs.fpga

report_timing > bufgs.timing

write -format db -hierarchy -output bufgs.db
exit