basic.top


#module "basic";

#include "
basic.pin";

#insert "
dregce32.vhd";

#clock "sysclk" 25;


HDLMaker Generated Files
basic.vhd VHDL file
basic.job Synopsis script file
basic.errors DRC Error file